Espressif Systems /ESP32-S3 /APB_SARADC /INT_CLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_CLR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (THRES1_LOW_INT_CLR)THRES1_LOW_INT_CLR 0 (THRES0_LOW_INT_CLR)THRES0_LOW_INT_CLR 0 (THRES1_HIGH_INT_CLR)THRES1_HIGH_INT_CLR 0 (THRES0_HIGH_INT_CLR)THRES0_HIGH_INT_CLR 0 (APB_SARADC2_DONE_INT_CLR)APB_SARADC2_DONE_INT_CLR 0 (APB_SARADC1_DONE_INT_CLR)APB_SARADC1_DONE_INT_CLR

Description

clear interrupt

Fields

THRES1_LOW_INT_CLR

interrupt of thres1 low

THRES0_LOW_INT_CLR

interrupt of thres0 low

THRES1_HIGH_INT_CLR

interrupt of thres1 high

THRES0_HIGH_INT_CLR

interrupt of thres0 high

APB_SARADC2_DONE_INT_CLR

interrupt of sar2 done

APB_SARADC1_DONE_INT_CLR

interrupt of sar1 done

Links

() ()